

## 24-Bit, 20-kHz, LOW POWER ANALOG-TO-DIGITAL CONVERTER

Check for Samples: [ADS1254-EP](#)

### FEATURES

- 24 Bits, No Missing Codes
- 19 Bits Effective Resolution Up to 20-kHz Data Rate
- Four Differential Inputs
- External Reference (0.5 V to 5 V)
- Power Down Mode
- Sync Mode
- Low Power: 4 mW at 20 kHz
- Separate Digital Interface Supply (1.8 V to 3.6 V)

### APPLICATIONS

- Cardiac Diagnostics
- Direct Thermocouple Interfaces
- Blood Analysis
- Infrared Pyrometers
- Liquid/Gas Chromatography
- Precision Process Control

### SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS


- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability

### DESCRIPTION

The ADS1254 is a precision, wide dynamic range, delta-sigma, analog-to-digital converter (ADC) with 24-bit resolution. The delta-sigma architecture is used for wide dynamic range and to ensure 24 bits of no missing codes performance. An effective resolution of 19 bits is achieved for conversion rates up to 20 kHz.

The ADS1254 is designed for high-resolution measurement applications in cardiac diagnostics, smart transmitters, industrial process control, weight scales, chromatography, and portable instrumentation. The converter includes a flexible, two-wire synchronous serial interface for low-cost isolation.

The ADS1254 is a multi-channel converter and is offered in an SSOP-20 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**ORDERING INFORMATION<sup>(1)</sup>**

T <sub>A</sub>	Package <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-55°C to 115°C	SSOP-DBQ	ADS1254WDBQEP	ADS1254EP

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at [www.ti.com](http://www.ti.com).
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

**ABSOLUTE MAXIMUM RATINGS**

Over operating free-air temperature range (unless otherwise noted).<sup>(1)</sup>

		UNIT
AV <sub>DD</sub> to AGND		-0.3 to 6 V
DV <sub>DD</sub> to AV <sub>DD</sub>		-6 to 6 V
DV <sub>DD</sub> to DGND		-0.3 to 6 V
V <sub>REF</sub> voltage to AGND		-0.3 to V <sub>DD</sub> + 0.3 V
Analog input current	Momentary	±100 mA
	Continuous	±10
Analog input voltage		GND - 0.3 to V <sub>DD</sub> + 0.3 V
Digital input voltage to DGND		-0.3 to V <sub>DD</sub> + 0.3 V
Digital output voltage to DGND		-0.3 to V <sub>DD</sub> + 0.3 V
Lead temperature		300 °C
Power dissipation		500 mW

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

**ELECTRICAL CHARACTERISTICS**

**Boldface** limits apply over the specified temperature range, T<sub>A</sub> = -55°C to 115°C.

All specifications at T<sub>A</sub> = 25°C, AV<sub>DD</sub> = 5 V, DV<sub>DD</sub> = 1.8 V, CLK = 8 MHz, and V<sub>REF</sub> = 4.096 V, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
<b>Analog Input</b>					
Input voltage range		AGND		±V <sub>REF</sub>	V
Input impedance	CLK = 3,840 Hz		260		MΩ
	CLK = 1 MHz		1		
	CLK = 8 MHz		125		kΩ
Input capacitance			6		pF
Input leakage	At +25°C		5	50	pA
	At T <sub>A</sub> = -55°C to 115°C			<b>5</b>	nA
<b>Dynamic Characteristics</b>					
Data rate				20.8	kHz
Bandwidth	-3 dB	4.24			kHz
Serial clock (SCLK)				8	MHz
System clock input (CLK)				8	MHz

- (1) Applies to full-differential signals.


**ELECTRICAL CHARACTERISTICS (continued)**
**Boldface** limits apply over the specified temperature range,  $T_A = -55^\circ\text{C}$  to  $115^\circ\text{C}$ .

 All specifications at  $T_A = 25^\circ\text{C}$ ,  $AV_{DD} = 5\text{ V}$ ,  $DV_{DD} = 1.8\text{ V}$ ,  $\text{CLK} = 8\text{ MHz}$ , and  $V_{REF} = 4.096\text{ V}$ , unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
<b>Accuracy</b>						
Integral non-linearity <sup>(2)</sup>	At $+25^\circ\text{C}$			$\pm 0.0002$	$\pm 0.0015$	% of FSR
	At $T_A = -55^\circ\text{C}$ to $115^\circ\text{C}$				<b><math>\pm 0.0078</math></b>	
THD	1-kHz Input; 0.1 dB below FS			105		dB
Noise	At $+25^\circ\text{C}$			1.8	2.7	ppm of FSR, rms
	At $T_A = -55^\circ\text{C}$ to $115^\circ\text{C}$				<b>85</b>	
Resolution				24		Bits
No missing codes				24		Bits
Common-mode rejection	At $+25^\circ\text{C}$ , 60 Hz, AC		90	102		dB
	At $T_A = -55^\circ\text{C}$ to $115^\circ\text{C}$		<b>64</b>			
Gain error	At $T_A = -55^\circ\text{C}$ to $115^\circ\text{C}$			<b>0.1</b>	<b>1</b>	% of FSR
Offset error	At $T_A = -55^\circ\text{C}$ to $115^\circ\text{C}$			<b><math>\pm 30</math></b>	<b><math>\pm 100</math></b>	ppm of FSR
Gain sensitivity to $V_{REF}$				1:1		
Power-supply rejection ratio	At $+25^\circ\text{C}$		70	88		dB
	At $T_A = -55^\circ\text{C}$ to $115^\circ\text{C}$		<b>60</b>			
<b>Voltage Reference</b>						
$V_{REF}$			0.5	4.096	$V_{DD}$	V
Load current				32		$\mu\text{A}$
<b>Digital Input/Output</b>						
Logic family				CMOS		
Logic Levels	$V_{IH}$		$0.65 DV_{DD}$		$DV_{DD} + 0.3$	V
	$V_{IL}$		-0.3		$0.35 DV_{DD}$	V
	$V_{OH}$	$I_{OH} = -500\ \mu\text{A}$	$DV_{DD} - 0.4$			V
	$V_{OL}$	$I_{OL} = 500\ \mu\text{A}$			0.4	V
Input (SCLK, CLK, CHSEL0, CHSEL1) hysteresis				0.6		V
Data format			Offset binary two's complement			
<b>Power Supply Requirements</b>						
Power supply voltage	$DV_{DD}$		1.8		3.6	VDC
	$AV_{DD}$		4.75	5	5.25	
Quiescent current	$AV_{DD} = 5\text{ V}$	At $T_A = -55^\circ\text{C}$ to $115^\circ\text{C}$		<b>0.8</b>	<b>1.15</b>	mA
	$DV_{DD} = 1.8\text{ V}$	At $T_A = -55^\circ\text{C}$ to $115^\circ\text{C}$		<b>0.2</b>	<b>0.4</b>	
Operating power				4.3	6.5	mW
Power-down current	At $+25^\circ\text{C}$			0.4	1	$\mu\text{A}$
	At $T_A = -55^\circ\text{C}$ to $115^\circ\text{C}$			<b>1</b>		
<b>Temperature Range</b>						
Operating			-55		115	$^\circ\text{C}$
Storage			-65		150	$^\circ\text{C}$

(2) Applies to full-differential signals.

**PIN CONFIGURATION**



**PIN ASSIGNMENTS**

PIN #	NAME	DESCRIPTION
1	CH1+	Analog input: Positive input of the differential analog input
2	CH1-	Analog input: Negative input of the differential analog input
3	CH2+	Analog input: Positive input of the differential analog input
4	CH2-	Analog input: Negative input of the differential analog input
5	CH3+	Analog input: Positive input of the differential analog input
6	CH3-	Analog input: Negative input of the differential analog input
7	AV <sub>DD</sub>	Input: Analog power supply voltage, 5 V
8	CLK	Digital input: Device system clock. The system clock is in the form of a CMOS-compatible clock. This is a Schmitt-Trigger input.
9	DV <sub>DD</sub>	Input: Digital power supply voltage
10	NC	No connection
11	NC	No connection
12	DGND	Input: Digital ground
13	DOUT/ $\overline{\text{DRDY}}$	Digital output: Serial data output/data ready. This output indicates that a new output word is available from the ADS1254 data output register. The serial data is clocked out of the serial data output shift register using SCLK.
14	SCLK	Digital input: Serial clock. The serial clock is in the form of a CMOS-compatible clock. The serial clock operates independently from the system clock; therefore, it is possible to run SCLK at a higher frequency than CLK. The normal state of SCLK is LOW. Holding SCLK HIGH will either initiate a modulator reset for synchronizing multiple converters or enter powerdown mode. This is a Schmitt-Trigger input.
15	CHSEL1	Digital input: Used to select analog input channel. This is a Schmitt-Trigger Input.
16	CHSEL0	Digital input: Used to select analog input channel. This is a Schmitt-Trigger Input.
17	AGND	Input: Analog ground
18	V <sub>REF</sub>	Analog input: Reference voltage input
19	CH4-	Analog input: Negative input of the differential analog input
20	CH4+	Analog input: Positive input of the differential analog input

### TYPICAL CHARACTERISTICS

At  $T_A = 25^\circ\text{C}$ ,  $AV_{DD} = 2.5\text{ V}$ ,  $AV_{SS} = -2.5\text{ V}$ ,  $DV_{DD} = 3.3\text{ V}$ ,  $f_{CLK} = 16\text{ MHz}$  (external clock) or  $f_{CLK} = 15.729\text{ MHz}$  (internal clock), OPA227 buffer between MUX outputs and ADC inputs,  $V_{REFP} = 2.048\text{ V}$ , and  $V_{REFN} = -2.048\text{ V}$ , unless otherwise noted.




Figure 1.




Figure 2.




Figure 3.




Figure 4.

**TYPICAL CHARACTERISTICS (continued)**

At  $T_A = 25^\circ\text{C}$ ,  $AV_{DD} = 2.5\text{ V}$ ,  $AV_{SS} = -2.5\text{ V}$ ,  $DV_{DD} = 3.3\text{ V}$ ,  $f_{CLK} = 16\text{ MHz}$  (external clock) or  $f_{CLK} = 15.729\text{ MHz}$  (internal clock), OPA227 buffer between MUX outputs and ADC inputs,  $V_{REFP} = 2.048\text{ V}$ , and  $V_{REFN} = -2.048\text{ V}$ , unless otherwise noted.




Figure 5.




Figure 6.




Figure 7.




Figure 8.

**TYPICAL CHARACTERISTICS (continued)**

At  $T_A = 25^\circ\text{C}$ ,  $AV_{DD} = 2.5\text{ V}$ ,  $AV_{SS} = -2.5\text{ V}$ ,  $DV_{DD} = 3.3\text{ V}$ ,  $f_{CLK} = 16\text{ MHz}$  (external clock) or  $f_{CLK} = 15.729\text{ MHz}$  (internal clock), OPA227 buffer between MUX outputs and ADC inputs,  $V_{REFP} = 2.048\text{ V}$ , and  $V_{REFN} = -2.048\text{ V}$ , unless otherwise noted.




Figure 9.




Figure 10.




Figure 11.




Figure 12.

**TYPICAL CHARACTERISTICS (continued)**

At  $T_A = 25^\circ\text{C}$ ,  $AV_{DD} = 2.5\text{ V}$ ,  $AV_{SS} = -2.5\text{ V}$ ,  $DV_{DD} = 3.3\text{ V}$ ,  $f_{CLK} = 16\text{ MHz}$  (external clock) or  $f_{CLK} = 15.729\text{ MHz}$  (internal clock), OPA227 buffer between MUX outputs and ADC inputs,  $V_{REFP} = 2.048\text{ V}$ , and  $V_{REFN} = -2.048\text{ V}$ , unless otherwise noted.




Figure 13.




Figure 14.




Figure 15.






Figure 16.

**TYPICAL CHARACTERISTICS (continued)**

At  $T_A = 25^\circ\text{C}$ ,  $AV_{DD} = 2.5\text{ V}$ ,  $AV_{SS} = -2.5\text{ V}$ ,  $DV_{DD} = 3.3\text{ V}$ ,  $f_{CLK} = 16\text{ MHz}$  (external clock) or  $f_{CLK} = 15.729\text{ MHz}$  (internal clock), OPA227 buffer between MUX outputs and ADC inputs,  $V_{REFP} = 2.048\text{ V}$ , and  $V_{REFN} = -2.048\text{ V}$ , unless otherwise noted.



**Figure 17.**



**Figure 18.**


## THEORY OF OPERATION

The ADS1254 is a precision, high-dynamic range, 24-bit, delta-sigma, ADC capable of achieving very high-resolution digital results at high data rates. The analog-input signal is sampled at a rate determined by the frequency of the system clock (CLK). The sampled analog input is modulated by the delta-sigma analog-to-digital modulator, which is followed by a digital filter. A Sinc5 digital low-pass filter processes the output of the delta-sigma modulator and writes the result into the data-output register. The DOUT/DRDY pin is pulled LOW, indicating that new data is available to be read by the external microcontroller/microprocessor. As shown in the block diagram, the main functional blocks of the ADS1254 are the fourth-order delta-sigma modulator, a digital filter, control logic, and a serial interface. Each of these functional blocks is described below.

### ANALOG INPUT

The ADS1254 contains a fully differential analog input. In order to provide low system noise, common-mode rejection of 102 dB, and excellent power-supply rejection, the design topology is based on a fully differential switched-capacitor architecture. The bipolar input voltage range is from  $-4.096\text{V}$  to  $4.096\text{V}$ , when the reference input voltage equals  $4.096\text{V}$ . The bipolar range is with respect to  $-V_{\text{IN}}$ , and not with respect to GND.

Figure 19 shows the basic input structure of the ADS1254. The impedance is directly related to the sampling frequency of the input capacitor that is set by the CLK rate. Higher CLK rates result in lower impedance, and lower CLK rates result in higher impedance.



**Figure 19. Analog-Input Structure**

The input impedance of the analog input changes with the ADS1254 system clock frequency (CLK). The relationship is:

$$A_{\text{IN}} \text{ Impedance } (\Omega) = \left( \frac{8 \text{ MHz}}{\text{CLK}} \right) \cdot 125,000 \quad (1)$$

With regard to the analog-input signal, the overall analog performance of the device is affected by three items: first, the input impedance can affect accuracy. If the source impedance of the input signal is significant, or if there is passive filtering prior to the ADS1254, a significant portion of the signal can be lost across this external impedance. The magnitude of the effect is dependent on the desired system performance.

Second, the current into or out of the analog inputs must be limited. Under no conditions should the current into or out of the analog inputs exceed 10 mA.

Third, to prevent aliasing of the input signal, the analog-input signal must be band limited. The bandwidth of the ADC is a function of the system clock frequency. With a system clock frequency of 8 MHz, the data-output rate is 20.8 kHz with a  $-3\text{-dB}$  frequency of 4.24 kHz. The  $-3\text{-dB}$  frequency scales with the system clock frequency.

To ensure the best linearity of the ADS1254, a fully differential signal is recommended.

### INPUT MULTIPLEXER


The CHSEL1 and CHSEL0 pins are used to select the analog input channel, as shown in Table 1. The recommended method for changing channels is to change them after the conversion from the previous channel has been completed and read. When a channel is changed, internal logic senses the change on the falling edge of CLK and resets the conversion process. The conversion data from the new channel is valid on the first DRDY after the channel change.

When multiplexing inputs, it is possible to achieve sample rates close to 4 kHz. This is due to the fact that it requires five internal conversion cycles for the data to fully settle; the data also must be read before the channel is changed. The  $\overline{\text{DRDY}}$  signal indicates a valid result after the five cycles have occurred.

**Table 1. Bipolar Input Channel Selection**

CHSEL1	CHSEL0	CHANNEL
0	0	CH1
0	1	CH2
1	0	CH3
1	1	CH4

Each of the differential inputs of the ADS1254 must stay between AGND and  $AV_{DD}$ . With a reference voltage at less than half of  $AV_{DD}$ , one input can be tied to the reference voltage, and the other input can range from AGND to  $2 \times V_{REF}$ . By using a three op amp circuit featuring a single amplifier and four external resistors, the ADS1254 can be configured to accept bipolar inputs referenced to ground. The conventional  $\pm 2.5$ -V,  $\pm 5$ -V, and  $\pm 10$ -V input ranges can be interfaced to the ADS1254 using the resistor values shown in [Figure 20](#).



**Figure 20. Level Shift Circuit for Bipolar Input Ranges**

### DELTA-SIGMA MODULATOR

The ADS1254 operates from a nominal system clock frequency of 8 MHz. The modulator frequency is fixed in relation to the system clock frequency. The system clock frequency is divided by six to derive the modulator frequency. Therefore, with a system clock frequency of 8 MHz, the modulator frequency is 1.333 MHz. Furthermore, the oversampling ratio of the modulator is fixed in relation to the modulator frequency. The oversampling ratio of the modulator is 64, and with the modulator frequency running at 1.333 MHz, the data rate is 20.8 kHz. Using a slower system clock frequency will result in a lower data output rate, as shown in [Figure 21](#).

CLK (MHz)	DATA OUTPUT RATE (Hz)
8 <sup>(1)</sup>	20,833
7.372800 <sup>(1)</sup>	19,200
6.144000 <sup>(1)</sup>	16,000
6.000000 <sup>(1)</sup>	15,625
4.915200 <sup>(1)</sup>	12,800
3.686400 <sup>(1)</sup>	9,600
3.072000 <sup>(1)</sup>	8,000
2.457600 <sup>(1)</sup>	6,400
1.843200 <sup>(1)</sup>	4,800
0.921600	2,400
0.460800	1,200
0.384000	1,000
0.192000	500
0.038400	100
0.023040	60
0.019200	50
0.011520	30
0.009600	25
0.007680	20
0.006400	16.67
0.005760	15
0.004800	12.50
0.003840	10


NOTE: (1) Standard Clock Oscillator.

**Figure 21. CLK Rate vs Data Output Rate**

## REFERENCE INPUT

Reference input takes an average current of 32  $\mu\text{A}$  with a 8-MHz system clock. This current will be proportional to the system clock. A buffered reference is recommended for the ADS1254. The recommended reference circuit is shown in [Figure 22](#).

Reference voltages higher than 4.096 V will increase the full-scale range, while the absolute internal circuit noise of the converter remains the same. This will decrease the noise in terms of ppm of full scale, which increases the effective resolution (see [Figure 6](#)).



**Figure 22. Recommended External Voltage Reference Circuit for Best Low-Noise Operation with the ADS1254**

## DIGITAL FILTER

The digital filter of the ADS1254, referred to as a sinc5 filter, computes the digital result based on the most recent outputs from the delta-sigma modulator. At the most basic level, the digital filter can be thought of as simply averaging the modulator results in a weighted form and presenting this average as the digital output. The digital output rate, or data rate, scales directly with the system CLK frequency. This allows the data output rate to be changed over a very wide range (five orders of magnitude) by changing the system CLK frequency. However, it is important to note that the  $-3$ -dB point of the filter is 0.2035 times the data output rate, so the data output rate should allow for sufficient margin to prevent attenuation of the signal of interest.

Since the conversion result is essentially an average, the data-output rate determines the location of the resulting notches in the digital filter (see [Figure 23](#)). Note that the first notch is located at the data-output rate frequency, and subsequent notches are located at integer multiples of the data-output rate to allow for rejection of not only the fundamental frequency, but also harmonic frequencies. In this manner, the data-output rate can be used to set specific notch frequencies in the digital filter response.

For example, if the rejection of power-line frequencies is desired, then the data-output rate can simply be set to the power-line frequency. For 50-Hz rejection, the system CLK frequency should be 19.200 kHz, this will set the data-output rate to 50 Hz (see [Figure 21](#) and [Figure 24](#)). For 60-Hz rejection, the system CLK frequency should be 23.040 kHz; this will set the data-output rate to 60 Hz (see [Figure 21](#) and [Figure 25](#)). If both 50-Hz and 60-Hz rejection are required, then the system CLK should be 3.840 kHz; this will set the data-output rate to 10 Hz and reject both 50 Hz and 60 Hz (See [Figure 21](#) and [Figure 26](#)).

There is an additional benefit in using a lower data-output rate. It provides better rejection of signals in the frequency band of interest. For example, with a 50-Hz data-output rate, a significant signal at 75 Hz may alias back into the passband at 25 Hz. This is due to the fact that rejection at 75 Hz may only be 66 dB in the stopband—frequencies higher than the firstnotch frequency (see [Figure 24](#)). However, setting the dataoutput rate to 10 Hz will provide 135-dB rejection at 75 Hz (see [Figure 26](#)). A similar benefit is gained at frequencies near the data-output rate (see [Figure 27](#), [Figure 28](#), [Figure 29](#) and [Figure 30](#)). For example, with a 50-Hz data-output rate, rejection at 55 Hz may only be 105 dB (see [Figure 27](#)). However, with a 10-Hz data-output rate, rejection at 55 Hz will be 122 dB (see [Figure 28](#)). If a slower data-output rate does not meet the system requirements, then the analog front end can be designed to provide the needed attenuation to prevent aliasing. Additionally, the data-output rate may be increased and additional digital filtering may be done in the processor or controller.

The digital filter is described by the following transfer function:

$$|H(f)| = \left| \frac{\sin\left(\frac{\pi \cdot f \cdot 64}{f_{MOD}}\right)}{64 \cdot \sin\left(\frac{\pi \cdot f}{f_{MOD}}\right)} \right|^5 \quad (2)$$

or

$$H(z) = \left( \frac{1 - z^{-64}}{64 \cdot (1 - z^{-1})} \right)^5 \quad (3)$$

The digital filter requires five conversions to fully settle. The modulator has an oversampling ratio of 64; therefore, it requires 5 x 64, or 320 modulator results, or clocks, to fully settle. Since the modulator clock is derived from the system clock (CLK) (modulator clock = CLK ÷ 6), the number of system clocks required for the digital filter to fully settle is 5 x 64 x 6, or 1920 CLKs. This means that any significant step change at the analog input requires five full conversions to settle. However, if the step change at the analog input occurs asynchronously to the DOUT/DRDY pulse, six conversions are required to ensure full settling.




Figure 23. Normalized Digital Filter Response




Figure 24. Digital Filter Response (50 Hz)




Figure 25. Digital Filter Response (60 Hz)







Figure 26. Digital Filter Response (10 Hz)




**Figure 27. Expanded Digital Filter Response (50 Hz With a 50-Hz Data Output Rate)**



**Figure 28. Expanded Digital Filter Response (50 Hz With a 10-Hz Data Output Rate)**



**Figure 29. Expanded Digital Filter Response (60 Hz With a 60-Hz Data Output Rate)**



**Figure 30. Expanded Digital Filter Response (60 Hz With a 10-Hz Data Output Rate)**

## CONTROL LOGIC

The control logic is used for communications and control of the ADS1254.

### Power-Up Sequence

Prior to power-up, all digital and analog-input pins must be LOW. During power-up, these signal inputs should never exceed  $AV_{DD}$  or  $DV_{DD}$ .

Once the ADS1254 powers up, the  $DOUT/\overline{DRDY}$  line will pulse LOW on the first conversion for which the data is valid from the analog input signal.

### $DOUT/\overline{DRDY}$

The  $DOUT/\overline{DRDY}$  output signal alternates between two modes of operation. The first mode of operation is the Data Ready mode ( $\overline{DRDY}$ ) to indicate that new data has been loaded into the data-output register and is ready to be read. The second mode of operation is the Data Output (DOUT) mode and is used to serially shift data out of the Data Output Register (DOR). The time domain partitioning of the  $\overline{DRDY}$  and DOUT function as shown in Figure 31 Figure 12.

See Figure 32 for the basic timing of  $DOUT/\overline{DRDY}$ . During the time defined by  $t_2$ ,  $t_3$ , and  $t_4$ , the  $DOUT/\overline{DRDY}$  pin functions in  $\overline{DRDY}$  mode. The state of the  $DOUT/\overline{DRDY}$  pin would be HIGH prior to the internal transfer of new data to the DOR. The result of the ADC would be written to the DOR from MSB to LSB in the time defined by  $t_1$  (see Figure 31 and Figure 32). The  $DOUT/\overline{DRDY}$  line would then pulse LOW for the time defined by  $t_2$ , and then drive the line HIGH for the time defined by  $t_3$  to indicate that new data was available to be read. At this point, the function of the  $DOUT/\overline{DRDY}$  pin would change to DOUT mode. Data would be shifted out on the pin after  $t_7$ . If

the MSB is high (because of a negative result) the DOUT/ $\overline{\text{DRDY}}$  signal will stay HIGH after the end of time  $t_3$ . The device communicating with the ADS1254 can provide SCLKs to the ADS1254 after the time defined by  $t_6$ . The normal mode of reading data from the ADS1254 would be for the device reading the ADS1254 to latch the data on the rising edge of SCLK (since data is shifted out of the ADS1254 on the falling edge of SCLK). In order to retrieve valid data, the entire DOR must be read before the DOUT/ $\overline{\text{DRDY}}$  pin reverts back to  $\overline{\text{DRDY}}$  mode.

If SCLKs were not provided to the ADS1254 during the DOUT mode, the MSB of the DOR would be present on the DOUT/ $\overline{\text{DRDY}}$  line until the beginning of the time defined by  $t_4$ . If an incomplete read of the ADS1254 took place while in DOUT mode (that is, fewer than 24 SCLKs were provided), the state of the last bit read would be present on the DOUT/ $\overline{\text{DRDY}}$  line until the beginning of the time defined by  $t_4$ . If more than 24 SCLKs were provided during DOUT mode, the DOUT/ $\overline{\text{DRDY}}$  line would stay LOW until the time defined by  $t_4$ .

The internal data pointer for shifting data out on DOUT/ $\overline{\text{DRDY}}$  is reset on the falling edge of the time defined by  $t_1$  and  $t_4$ . This ensures that the first bit of data shifted out of the ADS1254 after  $\overline{\text{DRDY}}$  mode is always the MSB of new data.




Figure 31. DOUT/ $\overline{\text{DRDY}}$  Partitioning




Figure 32. Multiplexer Operation

### SYNCHRONIZING MULTIPLE CONVERTERS

The normal state of SCLK is LOW; however, by holding SCLK HIGH, multiple ADS1254s can be synchronized. This is accomplished by holding SCLK HIGH for at least four, but less than twenty, consecutive DOUT/ $\overline{\text{DRDY}}$  cycles (see Figure 33). After the ADS1254 circuitry detects that SCLK has been held HIGH for four consecutive DOUT/ $\overline{\text{DRDY}}$  cycles, the DOUT/ $\overline{\text{DRDY}}$  pin will pulse LOW for 3 CLK cycles and then be held HIGH, and the modulator will be held in a reset state. The modulator will be released from reset and synchronization will occur on the falling edge of SCLK. With multiple converters, the falling edge transition of SCLK must occur simultaneously on all devices. It is important to note that prior to synchronization, the DOUT/ $\overline{\text{DRDY}}$  pulse of multiple ADS1254s in the system could have a difference in timing up to one  $\overline{\text{DRDY}}$  period. Therefore, to ensure synchronization, the SCLK should be held HIGH for at least five  $\overline{\text{DRDY}}$  cycles. The first DOUT/ $\overline{\text{DRDY}}$  pulse after the falling edge of SCLK will occur at  $t_{14}$ . The first DOUT/ $\overline{\text{DRDY}}$  pulse indicates valid data.




Figure 33. DOUT/ $\overline{\text{DRDY}}$  Timing

### POWER-DOWN MODE

The normal state of SCLK is LOW, however, by holding SCLK HIGH, the ADS1254 will enter power-down mode. This is accomplished by holding SCLK HIGH for at least twenty consecutive DOUT/DRDY periods (see Figure 34). After the ADS1254 circuitry detects that SCLK has been held HIGH for four consecutive DOUT/DRDY cycles, the DOUT/DRDY pin will pulse LOW for 3 CLK cycles and then be held HIGH, and the modulator will be held in a reset state. If SCLK is held HIGH for an additional sixteen DOUT/DRDY periods, the ADS1254 will enter power-down mode. The part will be released from powerdown mode on the falling edge of SCLK. It is important to note that the DOUT/DRDY pin will be held HIGH after four DOUT/DRDY cycles, but power-down mode will not be entered for an additional sixteen DOUT/DRDY periods. The first DOUT/DRDY pulse after the falling edge of SCLK will occur at  $t_{16}$  and will indicate valid data. Subsequent DOUT/DRDY pulses will occur normally.




Figure 34. Synchronization Mode




Figure 35. Power-Down Mode

### SERIAL INTERFACE

The ADS1254 includes a simple serial interface that can be connected to microcontrollers and digital signal processors in a variety of ways. Communications with the ADS1254 can commence on the first detection of the DOUT/DRDY pulse after power up.

It is important to note that the data from the ADS1254 is a 24-bit result transmitted MSB-first in offset two's complement format, as shown in Table 2.

The data must be clocked out before the ADS1254 enters DRDY mode to ensure reception of valid data, as described in the DOUT/DRDY section of this data sheet.

Table 2. ADS1254 Data Format (Offset Two's Complement)

DIFFERENTIAL VOLTAGE INPUT	DIGITAL OUTPUT (HEX)
+Full Scale	7FFFFFFH
Zero	000000H
-Full Scale	800000H

**Table 3. Digital Timing<sup>(1)</sup>**

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
$t_{OSC}$	CLK period	125			ns
$t_{DRDY}$	Conversion cycle		$384 \times t_{OSC}$		ns
$\overline{DRDY}$ Mode	$\overline{DRDY}$ mode		$36 \times t_{OSC}$		ns
DOUT Mode	DOUT mode		$348 \times t_{OSC}$		ns
$t_1$	DOR write time		$6 \times t_{OSC}$		ns
$t_2$	DOUT/ $\overline{DRDY}$ LOW time		$6 \times t_{OSC}$		ns
$t_3$	DOUT/ $\overline{DRDY}$ HIGH time (prior to data out)		$6 \times t_{OSC}$		ns
$t_4$	DOUT/ $\overline{DRDY}$ HIGH time (prior to data ready)		$24 \times t_{OSC}$		ns
$t_5$	Rising edge of CLK to falling edge of DOUT/ $\overline{DRDY}$			60	ns
$t_6$	End of $\overline{DRDY}$ mode to rising edge of first SCLK	30			ns
$t_7$	End of $\overline{DRDY}$ mode to data valid (propagation delay)			60	ns
$t_8$	Falling edge of SCLK to data valid (hold time)	5			ns
$t_9$	Falling edge of SCLK to next data out valid (propagation delay)			60	ns
$t_{10}$	SCLK setup time for synchronization or power down	30			ns
$t_{11}$	DOUT/ $\overline{DRDY}$ pulse for synchronization or power down		$3 \times t_{OSC}$		ns
$t_{12}$	Rising edge of SCLK until start of synchronization	$1537 \times CLK$		$7679 \times CLK$	ns
$t_{13}$	Synchronization time	$0.5 \times CLK$		$6143.5 \times CLK$	ns
$t_{14}$	Falling edge of CLK (after SCLK goes low) until start of $\overline{DRDY}$ mode		$2042.5 \times CLK$		ns
$t_{15}$	Rising edge of SCLK until start of power down	$7681 \times CLK$			ns
$t_{16}$	Falling edge of CLK (after SCLK goes low) until start of $\overline{DRDY}$ mode		$2318.5 \times t_{OSC}$		ns
$t_{17}$	Falling edge of last DOUT/ $\overline{DRDY}$ to start of power down		$6144.5 \times t_{OSC}$		ns
$t_{18}$	DOUT/ $\overline{DRDY}$ high time after mux change		$2043.5 \times t_{OSC}$		ns

(1) 30 pF load

## ISOLATION

The serial interface of the ADS1254 provides for simple isolation methods. The CLK signal can be local to the ADS1254, which then only requires two signals (SCLK and DOUT/ $\overline{DRDY}$ ) to be used for isolated data acquisition. The channel select signals (CHSEL0, CHSEL1) will also need to be isolated unless a counter is used to auto multiplex the channels.

## LAYOUT

### POWER SUPPLY

The power supply should be well regulated and low noise. For designs requiring very high resolution from the ADS1254, power-supply rejection will be a concern. Avoid running digital lines under the device as they may couple noise onto the die. High-frequency noise can capacitively couple into the analog portion of the device and will alias back into the passband of the digital filter, affecting the conversion result. This clock noise will cause an offset error.

### GROUNDING

The analog and digital sections of the system design should be carefully and cleanly partitioned. Each section should have its own ground plane with no overlap between them. AGND should be connected to the analog ground plane, as well as all other analog grounds. Do not join the analog and digital ground planes on the board, but instead connect the two with a moderate signal trace. For multiple converters, connect the two ground planes at one location as central to all of the converters as possible. In some cases, experimentation may be required to find the best point to connect the two planes together. The printed circuit board can be designed to provide different analog/digital ground connections via short jumpers. The initial prototype can be used to establish which connection works best.

### DECOUPLING

Good decoupling practices should be used for the ADS1254 and for all components in the design. All decoupling capacitors, and specifically the 0.1- $\mu$ F ceramic capacitors, should be placed as close as possible to the pin being decoupled. A 1- $\mu$ F to 10- $\mu$ F capacitor, in parallel with a 0.1- $\mu$ F ceramic capacitor, should be used to decouple supply to ground.

## SYSTEM CONSIDERATIONS

The recommendations for power supplies and grounding will change depending on the requirements and specific design of the overall system. Achieving 24 bits of noise performance is a great deal more difficult than achieving 12 bits of noise performance. In general, a system can be broken up into four different stages:

- Analog processing
- Analog portion of the ADS1254
- Digital portion of the ADS1254
- Digital processing

For the simplest system consisting of minimal analog signal processing (basic filtering and gain), a microcontroller, and one clock source, one can achieve high resolution by powering all components by a common power supply. In addition, all components could share a common ground plane. Thus, there would be no distinctions between analog power and ground, and digital power and ground. The layout should still include a power plane, a ground plane, and careful decoupling. In a more extreme case, the design could include:

- Multiple ADS1254s
- Extensive analog signal processing
- One or more microcontrollers, digital signal processors, or microprocessors
- Many different clock sources
- Interconnections to various other systems

High resolution will be very difficult to achieve for this design. The approach would be to break the system into as many different parts as possible. For example, each ADS1254 may have its own analog processing front end.

## DEFINITION OF TERMS

An attempt has been made to be consistent with the terminology used in this data sheet. In that regard, the definition of each term is given as follows:

**Analog-Input Differential Voltage** - For an analog signal that is fully differential, the voltage range can be compared to that of an instrumentation amplifier. For example, if both analog inputs of the ADS1254 are at 2.048 V, the differential voltage is 0 V. If one analog input is at 0 V and the other analog input is at 4.096 V, then the differential voltage magnitude is 4.096 V. This is the case regardless of which input is at 0 V and which is at 4.096 V. The digital-output result, however, is quite different. The analog-input differential voltage is given by [Equation 4](#):

$$+V_{IN} - (-V_{IN}) \quad (4)$$

A positive digital output is produced whenever the analog-input differential voltage is positive, while a negative digital output is produced whenever the differential is negative. For example, a positive full-scale output is produced when the converter is configured with a 4.096-V reference, and the analog-input differential is 4.096 V. The negative full-scale output is produced when the differential voltage is -4.096 V. In each case, the actual input voltages must remain within the -0.3 V to  $AV_{DD}$  range.

**Actual Analog-Input Voltage** - The voltage at any one analog input relative to AGND.

**Full-Scale Range (FSR)** - As with most ADCs, the full-scale range of the ADS1254 is defined as the input that produces the positive full-scale digital output minus the input that produces the negative full-scale digital output. For example, when the converter is configured with a 4.096-V reference, the differential full-scale range is:

$$[4.096 \text{ V (positive full scale)} - (-4.096 \text{ V (negative full scale)})] = 8.192 \text{ V} \quad (5)$$

**Least Significant Bit (LSB) Weight** - This is the theoretical amount of voltage that the differential voltage at the analog input would have to change in order to observe a change in the output data of one least significant bit. It is computed as follows:

$$LSB \text{ weight} = \frac{\text{Full-scale range}}{2^N - 1} = \frac{2 \cdot V_{REF}}{2^N - 1} \quad (6)$$

where N is the number of bits in the digital output.

**Conversion Cycle** - As used here, a conversion cycle refers to the time period between  $\overline{DOUT}/\overline{DRDY}$  pulses.

**Effective Resolution (ER)** - ER of the ADS1254 in a particular configuration can be expressed in two different units: bits rms (referenced to output) and  $\mu\text{Vrms}$  (referenced to input). Computed directly from the converter's output data, each is a statistical calculation based on a given number of results. Noise occurs randomly; the rms value represents a statistical measure that is one standard deviation. The ER in bits can be computed as follows:

$$ER \text{ in bits rms} = \frac{20 \cdot \log\left(\frac{2 \cdot V_{REF}}{V_{rms \text{ noise}}}\right)}{6.02} \tag{7}$$

The  $2 \times V_{REF}$  figure in each calculation represents the full-scale range of the ADS1254. This means that both units are absolute expressions of resolution - the performance in different configurations can be directly compared, regardless of the units.

**f<sub>MOD</sub>** - Frequency of the modulator and the frequency the input is sampled.

$$f_{MOD} = \frac{CLK \text{ frequency}}{6} \tag{8}$$

**f<sub>DATA</sub>** - Data output rate.

$$f_{DATA} = \frac{f_{MOD}}{64} = \frac{CLK \text{ frequency}}{384} \tag{9}$$

**Noise Reduction** - For random noise, the ER can be improved with averaging. The result is the reduction in noise by the factor  $\sqrt{N}$ , where N is the number of averages, as shown in [Table 4](#). This can be used to achieve true 24-bit performance at a lower data rate. To achieve 24 bits of resolution, more than 24 bits must be accumulated. A 36-bit accumulator is required to achieve an ER of 24 bits. [Table 4](#) uses  $V_{REF} = 4.096 \text{ V}$ , with the ADS1254 outputting data at 20 kHz, a 4096 point average will take 204.8 ms. The benefits of averaging will be degraded if the input signal drifts during that 200 ms.

**Table 4. Averaging**

N (NUMBER OF AVERAGES)	NOISE REDUCTION FACTOR	ER ( $\mu\text{Vrms}$ )	ER (BITS rms)
1	1	14.6	19.1
2	1.414	10.3	19.6
4	2	7.3	20.1
8	2.82	5.16	20.6
16	4	3.65	21.1
32	5.66	2.58	21.6
64	8	1.83	22.1
128	11.3	1.29	22.6
256	16	0.91	23.1
512	22.6	0.65	23.6
1024	32	0.46	24.1
2048	45.25	0.32	24.6
4096	64	0.23	25.1

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS1254WDBQEP	LIFEBUY	SSOP	DBQ	20		TBD	Call TI	Call TI	0 to 0	ADS1254EP	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF ADS1254-EP :**


- Catalog: [ADS1254](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

DBQ (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
  - D. Falls within JEDEC MO-137 variation AD.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated